It is a well-known fact that design productivity is failing to keep pace with the big increase in the demands of applications and advanced silicon technology, especially in the domain of portable electronics. Moreover owing to the massive complexity of modern systems-on-chip (SoC), complete in-house development is impossible, and thus globalization of the design process has established itself as an inevitable solution for faster and efficient design. In this global design supply chain, the design of mobile computing devices relies heavily on reusable Intellectual Property (IP) cores as a practical solution. However, such IP cores are becoming increasingly vulnerable to malicious activities, attacks and threats. Any form of third party intervention in the design process can raise grave security concerns about the system. Security issues in IP's can be in the form of IP piracy/IP counterfeit or embedded malicious logic or information leakage. The first form of security countermeasure requires anti-piracy methodologies that can nullify false claims of ownership or detect unauthorized pirated designs. The second form of threat, which is often called a 'hardware Trojan', is the deliberate insertion of illicit hardware into the IP design by a rogue designer or vendor, also requires detection/correction strategies as a security countermeasure.
Another important design aspect of mobile computing devices is the reliability of hardware accelerators/custom IP cores. Due to multiple factors, the reliability of digital circuits used as core computation engines in these mobile computing devices poses the risk of malfunction. For example, transient faults occurring due to radiation strikes, permanent faults because of IC packaging, aging of components etc. all lead to adverse effects on the reliability of the system. Moreover, in the present era, scaling of very large scale integration (VLSI) devices is aggressively performed in order to enhance the speed of operation and to lower power consumption. There are multiple mechanisms for achieving this goal such as: (i) reducing device dimensions; (ii) scaling the supply voltage (iii); reducing the frequency of operation etc. However, such actions result in negative consequences for reliability by making the system vulnerable to various faults. The current challenge is to incorporate reliability as a design metric during multi-objective optimization of hardware accelerators/IP cores/application specific processors.
Besides the above, another design aspect for portable electronic devices is performance. Due to the never-ending demands of the consumer electronics market, more and more applications are required to execute simultaneously. This performance is achieved by a combination of hardware accelerators and general purpose processors working in tandem. However, reduction of delay/latency is the key in such a scenario. Therefore, performance enhancement is mandatory besides security and reliability in the consumer electronics market. This special section of IEEE ACCESS journal focuses on the emerging technologies in the area of hardware security and reliability performance enhancement of mobile/smart computing devices. IEEE ACCESS journal is a new multidisciplinary, applications-oriented, all-electronic archival journal continuously presenting the results of original research or development across all of the IEEE's fields of interest. Because of its open access nature, this special section is freely accessible to all readers across the globe. Four high-quality papers have been accepted from prominent groups around the world after rigorous peer-review processes which are discussed in the rest of this guest editorial.
Enhancing performance while ensuring security, is the key to system design that involves smart devices, especially in the internet of things (IoT) domain. Security concerns include external attacks such as eavesdropping, malicious manipulation from an adversary or intellectual property (IP) core maker. So far in the literature, there has not been any work that deals with the hardware architecture of a secure digital camera integrated with a better portable graphics (BPG) compression algorithm that is also suitable for high performance imaging in the IoT. In the invited paper 'Design of a High-Performance System for Secure Image Communication in the Internet of Things' by E. Kougianos, S. P. Mohanty, G. Coelho, U. Albalawi, and P. Sundaravadivel, a novel hardware architecture of a quadrotor integrated with a secure BPG compression encoder is proposed. The authors propose the first ever Simulink based prototype of the SBPG compression algorithm for digital cameras.
Due to globalization in the integrated circuit (IC) design supply chain, trust/security of intellectual property (IP) cores used as components in mobile computing devices imposes a critical challenge. This has led to the domain of IP core protection for anti-theft/piracy as an important subject of research in system design. However there exists very limited effort in handling IP core protection from the vendor's perspective at the behavioral level (during high level synthesis). Tackling IP core protection by embedding the vendor's signature at a higher design abstraction level, ensures that the subsequent lower level design steps are also protected against external attacks such as false claim of ownership and tampering. In the invited paper, 'Exploring Low Cost Optimal Watermark for Reusable IP Cores During High Level Synthesis' by A. Sengupta and S. Bhadauria, a novel multivariable signature encoding for embedding a low cost watermark in an IP core design during high level synthesis that provides enhanced security against typical attacks is proposed. Comparison with a recent technique indicates that this watermark incurs lower embedding cost, lower runtime, and less storage hardware.
The performance of a processor is at the core of mobile computing devices due to numerous applications running in parallel. Though rich literature exists in the area of performance enhancement, no work exists that improves the performance of a parallel processor by a significant margin. In the paper 'Introducing TAM: Time-Based Access Memory' by N. Mekhiel, a new memory system is proposed that makes all of its content available to all processors, so that processors do not have to access the shared memory in a sequential order. Rather than having one processor access a single location in the shared memory at a time, it is ensured by compulsion that each location is made available to all processors at a specific time. The proposed memory system is fast and does not utilize decoders for its operation. Significant improvements in performance gain of both single and parallel processors have been achieved by the authors.
A residue generator is an important hardware unit that is responsible for implementing arithmetic codes used in testing arithmetic/logical operations, thus ensuring the reliability of the hardware used in computing devices. The existing design methods for residue generators are oriented to special values of the check base. The paper 'Signature and Residue Testing of Microprogrammable Control Units' by V. Geurkov, presents a novel approach to designing residue generators with an arbitrary check base that reduces the probability of error escape. The approach proposed in this paper can be used in fault-tolerant digital designs.
We are pleased with the technical depth and spectrum of this special section, and also confess that it could not cover all the emerging security and reliability aware technologies for mobile computing devices. However, we sincerely thank all the authors and reviewers for the tremendous efforts, and of course the Editor-in-Chief and Staff Members for their great guidance.
